K-Band Two Stages Low Noise Amplifier Design in Microstrip Technology

M. CHALLAL\(^1,2\), A. AZRAR\(^1\) and D. VANHOENACKER JANVIER\(^2\)

\(^{1}\) Signals and Systems Laboratory, Institute of Electrical Engineering and Electronics, IGEE, University of Boumerdes, UMBB, Boumerdes, ALGERIA.
\(^{2}\) Electromagnetics Microwave Communication laboratory, EMIC, Université Catholique de Louvain la Neuve, UCL, Louvain-La-Neuve, BELGIUM
mchallal@ieee.org

ABSTRACT
The design of two stages low noise amplifier (LNA) in microstrip technology using active bias networks for K-Band applications is described in this paper. The complete LNA achieves an excellent noise figure of 1.78 dB, a power gain of 15.37 dB with respectively 17.34 dB and 22.33 dB input and output return losses. The simulated results have been compared with measurements reported in the literature and show a good agreement.

Index Terms—Low Noise Amplifier (LNA); Gain; Noise Figure (NF). Matching Network (MN).

1. INTRODUCTION
In most of the microwave and wireless communication RF front end receivers, low noise amplifier (LNA) is the first bloc which amplifies the received RF signal from antenna and provides gain as high as possible with the lowest noise figure possible. The first stage of the amplifier is designed to drive the noise figure and the next stage offers necessary gain. The design procedure is simulated and optimized using the Advanced Design System (ADS) software of Agilent Technologies Inc. The operating frequency of the design is 24.125 GHz. Substrate used is RO4350B Rogers material with \(\varepsilon_r = 3.66\), substrate thickness \(H = 0.254\) mm, and metal thickness \(t = 0.035\) mm. The design employs a high-performance super low noise amplifier N-CHANNEL HJ-FET transistor NE3514S02 manufactured by NEC Technologies [1]. The design contains matching networks with microstrip lines (single stub with minimum lengths) and standard lumped elements for the active bias network based on BCR400W. The two stages design has been used since a single stage was powerless to meet the gain at the design frequency.

2. LNA CIRCUIT DESIGN
The LNA topology that has been used is a two stage cascaded design with a first amplifier designed to drive the noise figure and the second one to achieve required gain at desired noise figure as shown in Figure 1. The two stages LNA are based on input, inter-stage and output matching networks abbreviated respectively by IMN, INMN and OMN. BN1 and BN2 are respectively the 1\(^{st}\) and the 2\(^{nd}\) bias networks.

The methodology procedure of the LNA design described in [2] is used with taking in consideration stability, gain, noise figure and DC supplies [3-5]. The LNA requirements are shown in the following table.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Specifications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating frequency [GHz]</td>
<td>24.125</td>
</tr>
<tr>
<td>Bias point</td>
<td>Vds = 2 V &amp; Ids = 10 mA</td>
</tr>
<tr>
<td>Technology</td>
<td>Microstrip</td>
</tr>
<tr>
<td>Gain [dB]</td>
<td>&gt; 15</td>
</tr>
<tr>
<td>Noise figure [dB]</td>
<td>&lt; 2</td>
</tr>
<tr>
<td>Return loss [dB]</td>
<td>&gt; 10</td>
</tr>
<tr>
<td>Nbre of stage</td>
<td>02 maximum</td>
</tr>
</tbody>
</table>

Once choosing a DC bias point for the desired gain and noise figure (NF), stability of transistor should be analyzed. Since NE3514S02 is unstable, shunt resistor with 200 ohms is added in the output port. After checking the stability, matching networks (MN) have been considered.
Among different types of MN, there are [6-8]:

2.1.1. Lumped Elements
2.1.2. Quarter-wave transformers
2.1.3. Microstrip line & single (or double) stub
2.1.4. Multi-section transformers

For the LNA, MN has been designed on smith chart using single open stub matching technique. When the stub’s length and position are properly chosen, the input impedance $Z_{in}$ seen at the junction of the microstrip stub and the line matches exactly the characteristic impedance $Z_o$ of the system.

The input impedance $Z_{in}$ of a lossless, terminated transmission line is given by [9]:

$$Z_{in} = \frac{Z_0 + jZ_0 \tan \beta l}{Z_0 + jZ_0 \tan \beta l}$$  \hspace{1cm} (1)

where $Z_0$ is the terminating impedance, $l$ is the physical distance along the line from the load and $\beta$ is the phase constant.

In the single stage design, only INM and OMN are to be designed while in the multistage, INMN is also required. The lengths and widths for the microstrip line and stub of the MN are designed using smith chart tool and then further optimized for improved performance. The physical dimensions of these microstrip stubs and lines are calculated using LineCalc tool available in ADS, which based on the properties of the substrate used and the operating frequency.

The performances of the single stage LNA based on NE3514S02 is shown in the following figures. figures 2 and 3 illustrate respectively the Gain and Noise Figure whereas the IRL and ORL versus frequency are shown in figures 4 and 5.

Table 2. Comparison with other reported designs

<table>
<thead>
<tr>
<th>Ref.</th>
<th>$f_0$ [GHz]</th>
<th>$V_{ds}$ / $I_{ds}$ [V]/[mA]</th>
<th>Gain [dB]</th>
<th>NF [dB]</th>
<th>$S_{11}$ [dB]</th>
<th>$S_{22}$ [dB]</th>
</tr>
</thead>
<tbody>
<tr>
<td>[10]</td>
<td>16</td>
<td>1.5 / 10</td>
<td>10.5</td>
<td>1.82</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>[11]</td>
<td>22-24</td>
<td>2.5 / 13.8</td>
<td>-5</td>
<td>NA</td>
<td>-7 to -2.3</td>
<td>NA</td>
</tr>
<tr>
<td>This work</td>
<td>24.125</td>
<td>2 / 10</td>
<td>8.01</td>
<td>1.78</td>
<td>-31</td>
<td>-23</td>
</tr>
</tbody>
</table>

The simulated performances are reported in Table 2 together with the measurement presented in other reported designs. Table 2 compares the simulated LNA and the measured parameters reported in the literature. It can be seen that the designed 24 GHz LNA performances compare positively with the different types of technologies used in the state of the art results.
To improve the power gain of the designed LNA, a second stage based on the same transistor is added in cascade with the 1st one. In order to isolate the bias between the two stages, microstrip quarter wave coupled line (MCL) is designed and used instead of using capacitor at 24.124 GHz. Figure 6 and Figure 7 show, respectively, the microstrip quarter wave coupled line structure and its performances. The only condition for this structure is that the losses are minimum (or S21) at operating frequency.

For the proposed two stages LNA shown in Figure 8, the simulation results are shown in Figures 9-12. The simulated results show around 24.125 GHz frequency, a gain of 15.37 dB along with 1.78 dB NF, 17.34 dB IRL and 22.33 dB ORL.

**Figure 8.** Complete 2 stages LNA layout

**Figure 6.** Microstrip coupled line

**Figure 7.** Loss of MCL

**Figure 9.** Gain vs. Frequency

**Figure 10.** Noise Figure vs. Frequency

**Figure 11.** IRL vs. Frequency
The two stages LNA performances summary is shown in Table 3. It can be observed that the simulation results match with the desired requirements and compare positively with reported design.

3. CONCLUSION

Two stages low noise amplifier (LNA) in microstrip technology using active bias networks which is modeled in ADS has been designed and simulated. A single stage LNA based on NE3514S02 is designed, simulated and tuned for the best possible gain and noise figure. The simulated results have been compared with measurements reported in the literature and show a good agreement. In order to get a better power gain of the designed LNA, a second stage based on the same transistor is added in cascade with the 1st stage. The design has been adjusted using optimization tools applied on matching networks such that the final design is improved in both gain and noise figure. The complete designed microstrip two stages LNA shows a peak power gain of 15.37 dB, an excellent NF of 1.78 dB, IRL of 17.34 dB and ORL of 22.33 dB under a power consumption of 20 mW.

4. REFERENCES

[1] Nec’s Datasheet for NE3514S02 transistor.


